发明名称 CLOCK PULSE GENERATOR
摘要 PURPOSE:To avoide unstable hardware operation, by checking the pulse waveform every given time interval and switching the pulse into spare clock pulse immediately, if the waveform is not satisfactory to the standards. CONSTITUTION:Assuming that the clock pulse produced at a crystal oscillator 1 and a clock pulse producing circuit 2 is fed to each module of the system via a switching circuit 5 and a distributing circuit 6. When the clock pulse sample pickup signal 8 is incoming, the clock pulse at that time is picked up and the clock pulse width monitor circuit 7 is operated for the monitor. If any failure is detected to the clock pulse width, the clock pulse switching signal 9 is fed to the clock pulse switching circuit 5 to switch the clock pulse in failure to spare normal clock pulse.
申请公布号 JPS55159218(A) 申请公布日期 1980.12.11
申请号 JP19790065544 申请日期 1979.05.29
申请人 TOKYO SHIBAURA ELECTRIC CO 发明人 KATOU KIYOSHI
分类号 H03L7/00;G06F1/04;G06F1/06 主分类号 H03L7/00
代理机构 代理人
主权项
地址