发明名称 LOGIC CIRCUIT
摘要 PURPOSE:To improve responsiveness by providing a capacitor between connection points in a circuit which extracts outputs from connection parts of cascaded transistors. CONSTITUTION:In a circuit which holds a high-rank power supply at a stable logical level and a low-rank power supply at a stable logical level, difference V1 in input logical level between input terminals 13 and 14 fixes forward voltages of transistors Q13 and Q14 to VF and voltage VF-V1 or VF+V1 appears at output terminal 15. This shows that the output voltage has no relation to the voltage of power supply 11. Since the responsiveness of this circuit depends chiefly upon resistances R11 and R12, capacitors C11 and C12 connected in parallel serve as speed- up capacitors, so that the responsiveness will be improved.
申请公布号 JPS5597733(A) 申请公布日期 1980.07.25
申请号 JP19790005130 申请日期 1979.01.19
申请人 NIPPON ELECTRIC CO 发明人 HIRANO YOUJI
分类号 H03K5/003;H03K19/082 主分类号 H03K5/003
代理机构 代理人
主权项
地址
您可能感兴趣的专利