| 摘要 |
PURPOSE:To decrease the number of the element and the wiring as well as to ensure a low power operation and to enhance the integrate performance, by supplying the clock pulse to the first and the second gates and also supplying an antiphase clock pulse to the fourth gate. |
