发明名称 LADDNINGSKOPPLAT MINNE SAMT METOD FOR ATT UTNYTTJA MINNET
摘要 A two phase charge coupled device memory array wherein the storage capacity is increased by using multiple levels of charge storage within a given cell. A voltage waveform generator capable of producing one of four different voltages is utilized to input and output charge in the multiple level charge method. In determining the level of charge stored within a given cell in the array, the voltage difference between a reference cell and an adjacent addressing cell is used. By determining the voltage level of the addressing cell at which charge overflows the reference cell and counting the number of times it overflows as the voltage generator is successively stepped through its four voltage levels, the level of the original charge input to a given cell can be determined. To make the multiple level scheme independent of process parameters and temperature, the same two cells are utilized for both input and output functions. Various other cells are provided to block and route charge with respect to the array. The method could be utilized with three phase and four phase systems, if desired.
申请公布号 SE7713735(L) 申请公布日期 1978.06.07
申请号 SE19770013735 申请日期 1977.12.05
申请人 IBM 发明人 ANANTHA N G;CHANG F Y;RUBIN B J
分类号 G11C27/04;G11C11/56;G11C19/28;G11C19/36;H03H11/26;(IPC1-7):G11C19/28 主分类号 G11C27/04
代理机构 代理人
主权项
地址