摘要 |
The present invention is directed to semiconductor memories which can operate at faster speeds with reduced power dissipation. In a preferred embodiment, load devices of a memory array, such as a SRAM, are automatically turned off during a write operation in response to detected bit line activity. Accordingly, considerable power is saved while minimizing memory architecture and the potential for power surges during a write enable.
|