发明名称 SEMICONDUCTOR DEVICE AND ITS OPERATION METHOD
摘要 <p>PROBLEM TO BE SOLVED: To enable writing at a low drain-source bias voltage by negatively charging a floating gate of an EPROM and an EEPROM, using channel- originated secondary electron injection. SOLUTION: A semiconductor has a substrate 100, a source region 110, a drain region 120, a channel 130, a floating gate 140, and a control gate 160. The floating gate 140 is electrically isolated from the substrate 100 and the control electrode 160 by a first silicon oxide film layer 150 and a second silicon oxide film layer 170, respectively. To inject electrons into the floating gate 140 by using a CISEI mechanism, a bias voltages of 1.1 V<=VDS<=3.3 V and -3 V<=VBS<=-0.5 V are applied to the device. The value of VCS necessary for negatively charging the floating gate 140 depends on the capacitive coupling between the floating gate 140 and the control gate.</p>
申请公布号 JPH08330456(A) 申请公布日期 1996.12.13
申请号 JP19960131696 申请日期 1996.05.27
申请人 AT & T CORP 发明人 JIEFURII DEBUIN BUUDO;KEBUIN JIYON OKONAA;MAAKU RICHIYAADO PINTO
分类号 G11C17/00;G11C16/04;G11C16/10;G11C16/12;G11C16/34;H01L21/8247;H01L27/115;H01L29/788;H01L29/792;(IPC1-7):H01L21/824;G11C16/02 主分类号 G11C17/00
代理机构 代理人
主权项
地址
您可能感兴趣的专利