| 摘要 |
PROBLEM TO BE SOLVED: To provide an interface device connected between a CPU and an SDRAM and capable of quickly reading out data from the SDRAM by control similar to that of the DRAM. SOLUTION: The interface device for controlling an access from the CPU 2 to the SDRAM 3 is provided with a storage means 12 for storing a read starting column address applied from the CPU 2 and a control means 11 for receiving a row address and a CAS signal from the CPU 2, supplying an ACT command for specifying the row address to the SDRAM 3, supplying a READ command for specifying and reading out the column address stored in the storage means 12 to the SDRAM 3, and supplying data read out from the SDRAM 3 to the CPU 2.
|
