发明名称 |
Latch and clock structures for enabling race-reduced mux scan and LSSD co-compatibility |
摘要 |
An edge triggered system is provided having a data and scan input includes a latch device having a clock input and an AND gate, coupled to the latch device, structured and arranged to receive a first clock signal and an inverted clock signal to generate a clock to the clock input. A process for operating an edge triggered system having a data and scan input includes forwarding a first clock signal to an input of an AND gate. The method includes inverting a second clock signal forwarded to another input of the AND gate and generating a clock input for a latch device from the AND gate.
|
申请公布号 |
US7482851(B2) |
申请公布日期 |
2009.01.27 |
申请号 |
US20070764610 |
申请日期 |
2007.06.18 |
申请人 |
INTERNATIONAL BUSINESS MACHINES CORPORATION |
发明人 |
LACKEY DAVID E.;OAKLAND STEVEN F.;VERWEGEN PETER |
分类号 |
H03K3/289 |
主分类号 |
H03K3/289 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|