HIGH VOLTAGE NMOS PASS GATE FOR FLASH MEMORY WITH HIGH VOLTAGE GENERATOR

摘要

Two NMOS boost transistors (M1, M2) have their sources connected to the high voltage input (Vpp) while their drains and gates are cross-connected. Two coupling capacitors (C1, C2) connect two alternate phase clocks (CLK, CLK) to the gates of the two cross-connected boost transistors. An NMOS pass transistor (M5) has its gate connected to the drain of one of the NMOS boost transistors (M2), its source connected to the high voltage input, and its drain connected to the output (OUT). In an embodiment, two diode-connected regulation transistors (M3, M4) connect the gates of the boost transistors to the high voltage input. These connections insure that the gates of the boost transistors and the gate of the pass transistor never reach voltages higher than one threshold voltage above the high voltage input. In another embodiment, two discharge transistors (M6, M7) have their drains connected to a decode input (DECODE), their sources connected to the gates of the boost transistors (M1, M2), and their gates connected to the positive power supply. By setting the decode input at zero volts, the voltages at the gates of the boost transistors and of the pass transistor are held at zero volts, thus disabling them. In the preferred embodiment, both the regulation transistors and the discharge transistors are included in the high voltage pass gate.