发明名称 |
IMPLEMENTING PSEUDO NON-MASKING INTERRUPTS BEHAVIOR USING A PRIORITY INTERRUPT CONTROLLER |
摘要 |
A method is provided for handling interrupts in a processor, the interrupts including regular interrupts having a range of priorities and a pseudo non-maskable interrupt (PNMI) that is of a higher priority than any of the regular interrupts. The method includes the steps of obtaining an interrupt vector corresponding to a received interrupt, and if the received interrupt is a regular interrupt, enabling interrupts in the processor so that a PNMI can be received while handling the regular interrupt, executing a regular interrupt handler using the interrupt vector, and disabling interrupts in the processor. On the other hand, if the received interrupt is a PNMI, a PNMI interrupt handler is executed using the interrupt vector as an input thereto. |
申请公布号 |
US2016378543(A1) |
申请公布日期 |
2016.12.29 |
申请号 |
US201514876831 |
申请日期 |
2015.10.07 |
申请人 |
VMWARE, INC. |
发明人 |
WARKENTIN ANDREI;Khan Irfan Ulla;Laplace Cyprien;Tuch Harvey;Fainkichen Alexander |
分类号 |
G06F9/48;G06F13/26 |
主分类号 |
G06F9/48 |
代理机构 |
|
代理人 |
|
主权项 |
1. A method for handling interrupts in a processor, the interrupts including regular interrupts having a range of priorities and a pseudo non-maskable interrupt (PNMI) that is of a higher priority than any of the regular interrupts, the method comprising:
obtaining an interrupt vector corresponding to a received interrupt; if the received interrupt is a regular interrupt, enabling interrupts in the processor so that a PNMI can be received While handling the regular interrupt, executing a regular interrupt handler using the interrupt sector as an input thereto, and disabling interrupts in the processor; and if the received interrupt is a PNMI, executing a PNMI interrupt handler using the interrupt vector as an input thereto. |
地址 |
Palo Alto CA US |