| 摘要 |
A memory circuit has a decoder circuit for receiving address signals and generating word designating signals. The decoder circuit has a plurality of decoder circuit blocks and includes a circuit for receiving some of the address signals and generating signals designating one of the decoder circuit blocks, whereby the current flowing in each of the decoder circuit blocks is reduced as long as the blocks are not designated.
|
