METHOD OF MANUFACTURING SEMICONDUCTOR DEVICES WITH COMBINED ARRAY AND PERIPHERY PATTERNING IN SELF-ALIGNED QUADRUPLE PATTERNING

摘要

Provided are improved semiconductor memory devices and methods for manufacturing such semiconductor memory devices. A method may incorporate the patterning of the array and periphery regions in self-aligned quadruple patterning and provide semiconductor devices resulting from the combined patterning.