| 摘要 |
The circuit includes a P-type depletion transistor whose gate terminal is coupled with a control voltage input terminal through a first inverter; a P-type transistor whose gate terminal is grounded with the control voltage input terminal, connected to the input terminal of a second inverter through a first N-type transistor whose gate terminal is grounded; and a second N-type transistor whose drain terminal is connected to the source terminal of the first N-type transistor through the output terminal of the second invert and a third inverter, and whose gate terminal is connected to that of the P-type transistor through a fourth inverter.
|
