首页
产品
黄页
商标
征信
会员服务
注册
登录
全部
|
企业名
|
法人/股东/高管
|
品牌/产品
|
地址
|
经营范围
发明名称
MEMORY SYSTEM
摘要
申请公布号
JPH10207785(A)
申请公布日期
1998.08.07
申请号
JP19970024282
申请日期
1997.01.22
申请人
KANEBO LTD;KANEBO DENSHI KK
发明人
NAGASAWA YOSHIAKI;AKAGI YUTAKA
分类号
G06F12/16;G11C29/00;G11C29/04;(IPC1-7):G06F12/16
主分类号
G06F12/16
代理机构
代理人
主权项
地址
您可能感兴趣的专利
Agent for preventing milk and food containing starch boiling over contains polydimethylsiloxanes to reduce surface tension of water and prevent frothing
DATENAUFZEICHNUNGSTRÄGER UND ELEKTRONISCHES GERÄT UNTER VERWENDUNG DESSELBEN
METHOD FOR PRODUCING CHLORINE
VACUUM-ASSISTED LAMINATOR AND METHODS OF USING THE SAME
RIBOZYMES DIRECTED AGAINST THE CATALYTIC SUBUNIT OF THE HUMAN TELOMERASE (HTERT)
MICROELECTRONIC STRUCTURE
STEAM GENERATOR INJECTOR
SAFETY COATING OF FRANGIBLE WARE
COMPOSITIONS AND METHODS FOR MUCOSAL DELIVERY
EXHAUST EMISSION CONTROL DEVICE OF INTERNAL COMBUSTION ENGINE
VARIABLE-RATIO MARINE GEAR STEP
AUTOMATIC VIRTUAL NEGOTIATIONS
METHOD AND APPARATUS FOR COMMUNICATING BETWEEN PRINTER OR LAMINATOR AND SUPPLIES
METHOD FOR IMPROVING DYE STABILITY IN COLORED ACIDIC RINSE-AID FORMULATIONS
IMAGE RECORDING MEDIUM, IMAGE RECORDING/ERASING DEVICE, AND IMAGE RECORDING METHOD
CIRCUIT FOR PROTECTION AGAINST STATIC ELECTRICITY, AND INTEGRATED CIRCUIT
MOBILE TERMINAL AND DATA TRANSMISSION SYSTEM
SEMICONDUCTOR INTEGRATED CIRCUIT
NEISSERIA MENINGITIDIS POLYPEPTIDES
DRAM REFRESH MONITORING AND CYCLE ACCURATE DISTRIBUTED BUS ARBITRATION IN A MULTI-PROCESSING ENVIRONMENT
