发明名称 |
Enhanced Patterned Wafer Geometry Measurements Based Design Improvements for Optimal Integrated Chip Fabrication Performance |
摘要 |
Methods and systems enabling ultra-high resolution topography measurements of patterned wafers are disclosed. Measurements obtained utilizing the ultra-high resolution metrology may be utilized to improve wafer metrology measurement accuracies. Additionally, measurements obtained utilizing the ultra-high resolution metrology may also be utilized to provide feedback and/or calibration control to improve fabrication and design of wafers. |
申请公布号 |
US2016071260(A1) |
申请公布日期 |
2016.03.10 |
申请号 |
US201414520998 |
申请日期 |
2014.10.22 |
申请人 |
KLA-Tencor Corporation |
发明人 |
Azordegan Amir;Vukkadala Pradeep;MacNaughton Craig;Sinha Jaydeep |
分类号 |
G06T7/00;G01N21/95;G06F17/50;G01B11/24 |
主分类号 |
G06T7/00 |
代理机构 |
|
代理人 |
|
主权项 |
1. A resolution enhancement method for wafer geometry measurements, the method comprising:
acquiring a plurality of wafer geometry images for at least one substantially identical portion of at least one wafer, wherein each of the plurality of wafer geometry images is acquired with a different sub-pixel modulation in spatial phase; and jointly processing the plurality of wafer geometry images utilizing at least one statistical treatment to produce a resolution-enhanced representation of the plurality of wafer geometry images. |
地址 |
Milpitas CA US |