发明名称 Timing recovery in data communication circuits
摘要 In a 1000 BASE-T transceiver, a timing error detector (TED, 5) receives its inputs directly from the output of an ADC (2) and from a decision device (4). Timing recovery is acquired in three stages: a non-decision directed (NDD) stage during which only the output of an ADC (2) are used for acquisition; a stage for acquiring the remote scrambler and predicting symbols; and a decision-directed (DD) stage during which locally predicted symbols are also used for acquisition. Because the timing error detector (TED, 5) does not take inputs from the FFE (3) there is no information about cable length, and so an input of gain from an AGC is used to indicate cable length.
申请公布号 US7519137(B2) 申请公布日期 2009.04.14
申请号 US20020207883 申请日期 2002.07.31
申请人 AGERE SYSTEMS, INC. 发明人 MURRAY CARL DAMIEN;CURRAN PHILIP;MOLINA NAVARRO ALBERTO
分类号 H04L7/00;H04L7/02;H04L7/033;H04L12/403;H04L25/03 主分类号 H04L7/00
代理机构 代理人
主权项
地址