发明名称 METHODS AND APPARATUSES FOR REDUCING COMMON MODE FAILURES OF NUCLEAR SAFETY-RELATED SOFTWARE CONTROL SYSTEMS
摘要 A computing system includes at least a first division and a second division. The first division has a first clock rate and the second division has a second clock rate. The computing system includes a first processor configured to execute a task on the first division and a second processor configured to execute the task of the second division. The task executed on the first division operates according to the first clock rate, and the task executed on the second division operates according to the second clock rate. A method of executing a task in order to reduce common mode failures in a computing system includes varying a program speed of each of the plurality of divisions such that the task, when executed on a corresponding one of the plurality of divisions, operates at a clock rate according to the corresponding one of the plurality of divisions.
申请公布号 US2015227161(A1) 申请公布日期 2015.08.13
申请号 US201414178820 申请日期 2014.02.12
申请人 KAKUNDA Bishara E.;DROBA Gregory S.;MEEK Oscar L. 发明人 KAKUNDA Bishara E.;DROBA Gregory S.;MEEK Oscar L.
分类号 G06F1/06;G21D3/04;G21D3/00 主分类号 G06F1/06
代理机构 代理人
主权项 1. A computing system for executing a task according to different clock rates in order to reduce common mode failures in the computing system, the computing system comprising: at least a first division and a second division, the first division having a first clock rate and the second division having a second clock rate; a first processor configured to execute a task on the first division; and a second processor configured to execute the task on the second division, the task executed on the first division operating according to the first clock rate, and the task executed on the second division operating according to the second clock rate.
地址 San Jose CA US