发明名称 Delay line memory
摘要 <p>940,172. Calculating apparatus. SPERRY RAND CORPORATION. Sept. 20, 1961 [Sept. 26, 1960], No. 33732/61. Heading G4B. A fluid operated storage device comprises a fluid amplifier and fluid delay means (serving as a data store) responsive to output signals from the amplifier and adaptedto apply output signals to an input of the amplifier. A fluid compressor 11 supplies a power jet via a pressure regulator 9 and duct 7 to power jet inputs 1A, 3A, 5A of three fluid amplifiers 1, 3, 5 of known type, from which the power stream normally flows through output ducts 1C, 3C, 5C back to the compressor. Pulses, representing binary "ones", arriving at control inputs B of the amplifiers, deflect the power stream to a corresponding output D and the input B of the next amplifier. The apparatus described is designed to store a 4-bit word, a delay line 15 being connected between the output 3D and input 1B so that pulses take four times longer to travel around the delay line 15 than between input 1B and output 3D. Binary "ones" are entered by a control pulse on an "overriding" input 1E which deflects the power stream into duct 1D irrespective of any regenerating input pulses at 1B. Similarly, input pulses at IF direct the power stream into duct 1C, irrespective of the pulses at 1B, so that the pressure at the output 1D is relatively low indicating a binary zero. A tap 17 is provided at the beginning of the delay line 15 for serial readout or in a modification (Fig. 2 - not shown) several taps are spaced at appropriate distances around the delay line to enable parallel reading out of the stored information. When read-out is required suppressing pulses to an "overriding" input 5E are stopped, allowing pulses from the input 5B to direct the power stream to the output 5D.</p>
申请公布号 GB940172(A) 申请公布日期 1963.10.23
申请号 GB19610033732 申请日期 1961.09.20
申请人 SPERRY RAND CORPORATION 发明人
分类号 F15C1/12 主分类号 F15C1/12
代理机构 代理人
主权项
地址