摘要 |
A semiconductor memory device includes a write control signal generating circuit and a write enable signal generating unit. The write control signal generating circuit is configured to generate a write control signal activated during a time period from an input time point of a read command to an end time point of a data output time period. The write enable signal generating unit is configured to output a write command as a write enable signal in response to the write control signal. |