发明名称 Semiconductor Package Structure and Method for Manufacturing The Same
摘要 A semiconductor package structure and a method for manufacturing the same are provided, in which a semiconductor die (10) is disposed in a spacer structure for packaging, and a connection pad (12), a first metallic layer (13), an insulating layer (20), a wiring layer (28), a pin base (40), a conductive via and a metallic bump (50) are formed on the semiconductor die (10), wherein the wiring layer (28) can be formed as a single layer or multiple layers, and the connection pad (12) is electrically connected with an outer pin or metallic bump (50). Moreover, the positioning structures (24,104) are also formed to overcome the conventional misalignment problems caused by the thermal expansion and the cooling contraction. The alignment of the conductive via with the connection pad (12) can be more accurately achieved, which ensures that the connection pad (12) is reliably connected with the pin or metallic bump (50).
申请公布号 EP2615638(A2) 申请公布日期 2013.07.17
申请号 EP20120151225 申请日期 2012.01.16
申请人 YU, WAN-LING 发明人 YU, WAN-LING
分类号 H01L23/544;H01L21/60;H01L23/31;H01L23/48 主分类号 H01L23/544
代理机构 代理人
主权项
地址
您可能感兴趣的专利