发明名称 Semiconductor Package and Method for Fabricating the Same
摘要 A semiconductor package includes a wiring substrate, a semiconductor chip, and a conductor plate in order to reduce a voltage drop at the central portion of a chip caused by wiring resistance from a peripheral connection pad disposed on the periphery of the chip. Central electrode pads for use in ground/power-supply are disposed on the central portion of the chip. The conductor plate for use in ground/power-supply is disposed on the chip such that an insulating layer is disposed therebetween. The central electrode pads on the chip and the conductor plate are connected together by wire bonding through an opening formed in the insulating layer and the conductor plate. An extraction portion of the conductor plate is connected to a power-supply wiring pad on the wiring substrate. Preferably, the conductor plate is composed of a multilayer structure, and each conductor plate is used in power-supply wiring or ground wiring.
申请公布号 US2012187562(A1) 申请公布日期 2012.07.26
申请号 US201213436039 申请日期 2012.03.30
申请人 INTERNATIONAL BUSINESS MACHINES CORPORATION 发明人 HISADA TAKASHI;YONEHARA KATSUYUKI
分类号 H01L23/498 主分类号 H01L23/498
代理机构 代理人
主权项
地址
您可能感兴趣的专利