| 摘要 |
The present invention relates to an image decoder which implements high speed image decoding with a low cost and simple configuration. By a stream dividing module, an input video stream is divided in units of frames as a plurality of frame rows for distribution. Each of plural decoders generates decoded images by decoding a distributed frame row. Of the decoded images generated by the decoders, reference images to be referred to when a subsequent frame is decoded is stored in a reference image frame memory. A timing control module receives information about stream distribution from the stream dividing module and controls the respective timings of decoding frames distributed to the decoders.
|
