发明名称 DUTYCYCLE ADJUSTMENT TO IMPROVE EFFICIENCY OF A DIGITAL RF-PA
摘要 <p>An amplification unit reduces a duty cycle of a digital signal at a carrier radio frequency to optimize the efficiency of the RF power amplifier that amplifies the reduced duty cycle signal. An exemplary amplification unit includes a duty cycle controller and a digital power amplifier. A delay unit in the duty cycle controller applies a delay to an input digital signal at the carrier radio frequency to generate a delayed signal at the carrier radio frequency. A logic gate in the duty cycle controller logically combines the input digital signal with the delayed signal to generate a modified digital signal at the carrier radio frequency, where the modified input digital signal has a reduced duty cycle relative to that of the input digital signal. Amplifying the modified digital signal in the digital RF power amplifier generates an amplified analog signal at the carrier radio frequency while improving amplifier efficiency.</p>
申请公布号 WO2012042048(A1) 申请公布日期 2012.04.05
申请号 WO2011EP67192 申请日期 2011.09.30
申请人 ST-ERICSSON SA;VISSER, HENDRIK;HEIJNA, ROELAND;VAN DEN BOS, NORBERT 发明人 VISSER, HENDRIK;HEIJNA, ROELAND;VAN DEN BOS, NORBERT
分类号 H03F3/217;H03F1/02;H03F3/24 主分类号 H03F3/217
代理机构 代理人
主权项
地址