发明名称 Two-stage 8T SRAM cell design
摘要 An integrated circuit device includes a first word-line; a second word-line; a first bit-line; and a static random access memory (SRAM) cell. The SRAM cell includes a storage node; a pull-up transistor having a source/drain region coupled to the storage node; a pull-down transistor having a source/drain region coupled to the storage node; a first pass-gate transistor comprising a gate coupled to the first word-line; and a second pass-gate transistor including a gate coupled to the second word-line. Each of the first and the second pass-gate transistors includes a first source/drain region coupled to the first bit-line, and a second source/drain region coupled to the storage node.
申请公布号 US8050082(B2) 申请公布日期 2011.11.01
申请号 US20080259009 申请日期 2008.10.27
申请人 TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD. 发明人 LEE CHENG HUNG
分类号 G11C11/00 主分类号 G11C11/00
代理机构 代理人
主权项
地址