发明名称 Methods for Consumption of Timing Margin to Reduce Power Utilization in Integrated Circuitry and Device Implementing the Same
摘要 A circuit is defined to operate in accordance with a common control signal. The circuit includes a plurality of transistors that have respective timing margins relative to the common control signal. Some of the plurality of transistors are defined differently from another of the plurality of transistors with regard to either transistor channel width, transistor channel length, transistor threshold voltage, or a combination thereof. The different definition of any given one of the plurality of transistors causes a reduction of either transistor power consumption, transistor current leakage, or a combination thereof, in exchange for a corresponding reduction in timing margin while maintaining a positive timing margin.
申请公布号 US2011156167(A1) 申请公布日期 2011.06.30
申请号 US20100981151 申请日期 2010.12.29
申请人 TELA INNOVATIONS, INC. 发明人 KORNACHUK STEPHEN
分类号 H01L27/085;G06F17/50 主分类号 H01L27/085
代理机构 代理人
主权项
地址