发明名称 INDUCTOR AND INTEGRATED CIRCUIT DEVICE
摘要 PROBLEM TO BE SOLVED: To reduce impedance of inductor wiring, and also reduce parasitic capacitance formed between the inductor wiring and a substrate or the like. SOLUTION: The inductor constituted on a substrate using multilayer wiring includes first inductor wiring 100 formed of a conductor layer ME(n) as an (n)th layer and second inductor wiring 200 electrically connected to the first inductor wiring 100 and formed of a conductor layer ME(n+1) as an (n+α)th layer (α: an integer equal to or larger than 1), wherein the first inductor wiring 100 is provided with no slit and the second inductor wiring 200 is provided with at least one slit SL1 along the extending direction of the second inductor wiring. COPYRIGHT: (C)2011,JPO&INPIT
申请公布号 JP2011096932(A) 申请公布日期 2011.05.12
申请号 JP20090251072 申请日期 2009.10.30
申请人 SEIKO EPSON CORP 发明人 KONDO MASANORI;USUI TAKESHI
分类号 H01L27/04;H01L21/3205;H01L21/768;H01L21/822;H01L23/52 主分类号 H01L27/04
代理机构 代理人
主权项
地址