发明名称 METHOD FOR PRODUCING INTERCONNECT STRUCTURES FOR INTEGRATED CIRCUITS
摘要 <P>PROBLEM TO BE SOLVED: To provide a method for producing a semiconductor device which removes the overburden of barrier and conductive material using chemical mechanical polishing (CMP), thereby creating a larger process window to compensate for non-uniformity in deposition. <P>SOLUTION: The method for producing the semiconductor device includes the steps of: depositing a top layer 2 of dielectric material on the surface of a substrate 1; etching a first opening 7, filling the first opening using a first conductive material 8, and performing a first CMP step to form a first conductive structure 3; etching one second opening 13, filling the second opening using a second conductive material 10, and performing a second CMP step to form a second conductive structure 4. The method also includes the step of depositing a common CMP stopping layer 5 on the dielectric top layer, before the step of etching the first opening for filling, so that the CMP stopping layer is used for stopping the CMP process after filling of the first opening as well as the CMP process after filling of the second opening. <P>COPYRIGHT: (C)2010,JPO&INPIT
申请公布号 JP2010153848(A) 申请公布日期 2010.07.08
申请号 JP20090274078 申请日期 2009.12.02
申请人 IMEC 发明人 HUYGHEBAERT CEDRIC;VAES JAN;VAN OLMEN JAN
分类号 H01L21/3205;H01L23/52 主分类号 H01L21/3205
代理机构 代理人
主权项
地址