发明名称 Ultra low power servo-controlled single clock ramp generator with amplitude independent to clock frequency
摘要 A low power servo-controlled single clock ramp generator (100) includes a fast switched comparator (102), charge pump (110) and voltage-to-current converter (120) connected to provide a feedback control mechanism under control of a pulse comparison clock signal (pulse_comp) and a reset pulse clock signal (rst_pulse) that are generated from a single input clock signal (clkin) so that there are well defined time intervals between pulses in the pulse comparison clock signal and the reset pulse clock signal, thereby providing a ramp signal (Vramp_out) having a stable, frequency-independent amplitude that is not limited by the reference voltage.
申请公布号 US7746129(B2) 申请公布日期 2010.06.29
申请号 US20080098113 申请日期 2008.04.04
申请人 FREESCALE SEMICONDUCTOR, INC. 发明人 CHOI JUNG HYUN;PORRAS FERNANDO CHAVEZ
分类号 H03K4/06 主分类号 H03K4/06
代理机构 代理人
主权项
地址
您可能感兴趣的专利