| 摘要 |
A cache memory control circuit allowing an MIB to have information concerning an upper address section of a replace address corresponding to a move-in request and information indicating whether a replace destination is valid or not includes: a first determination section (step S41) that determines whether an index and upper address section of the request address related to the move-in request and those of the request address that is related to a preceding move-in request and has been registered in the MIB do not correspond respectively to each other, a third determination section (step S42) that determines whether an index and upper address section in the address related to the move-in request and those in the replace address that is related to the preceding move-in request and has been registered in the MIB do not correspond respectively to each other; and a tag search section (step S43) that continues the processing for the move-in request in the case where an affirmative result has been obtained both in the first and third determination sections and the replace destination is valid.
|
