METHOD AND APPARATUS FOR LATE TIMING TRANSITION DETECTION

摘要

Two latches store the state of a data signal at a transition of a clock signal. Comparison logic compares the outputs of the two latches and produces a signal to indicate whether the outputs are equal or unequal. Systems using the latches and comparison logic are described and claimed.