发明名称 |
Variable signal delaying circuit, quadrature frequency converter and radio frequency tuner |
摘要 |
A variable signal delaying circuit comprising an analog delay line having a control input for controlling the variable delay. A phase detector compares the input and output signals of the delaying circuit and supplies an output signal to a charge pump and integrator. A pulse stream generating arrangement produces pulse streams of different pulse widths and pulse control logic controls a selector for selecting any one of the pulse streams. In a first mode of operation, the control logic monitors the charge pump/filter output and selects the pulse stream which minimizes change in the output. The selection is fixed and the output of the charge pump/filter is then supplied as a correction signal to the control input of the analog delay line. Such an arrangement may be used to maintain minimum phase imbalance in I and Q signal paths of a quadrature frequency converter.
|
申请公布号 |
US7606332(B2) |
申请公布日期 |
2009.10.20 |
申请号 |
US20060423015 |
申请日期 |
2006.06.08 |
申请人 |
INTEL CORPORATION |
发明人 |
ISAAC ALI;COWLEY NICHOLAS PAUL;SAWYER DAVID ALBERT |
分类号 |
H04L27/22;H03D7/16;H03L7/081;H04L27/14 |
主分类号 |
H04L27/22 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|