DUAL MODE AES IMPLEMENTATION TO SUPPORT SINGLE AND MULTIPLE AES OPERATIONS

摘要

An apparatus comprising a mode circuit and an encryption circuit. The mode circuit may be configured to selectively provide register input data on an output signal when in a first mode and memory data on the output signal when in a second mode. The encryption circuit may be configured to interchangeably encrypt/decrypt between the register input data and the memory data.