发明名称 INTERRUPTION PROCESSOR
摘要 PURPOSE:To prevent the complicated program constitution of a program to be normally processed and to attain efficient use of a memory address area, by storing a processing program arranged by each interruption cause at each bank number of the duplicated memory address area. CONSTITUTION:At the executing processing of an interruption processing program, to return the program to a normal processing program, a return instruction or the like is inserted at the final part of the interruption processing program. This return instruction is read out at a microcomputer MPU1, the return instruction code and an instruction code on a data bus 9 are compared and discriminated at a return instruction code discriminating circuit 8, and when both the codes are coincident, a latch of a latch circuit 4 forming a bank number generating circuit 2 is cleared. Thus, the bank number is reduced to 0, the memory address areas of the bank number 0 is selected, and the MPU1 returns to the interrupted program to be normally processed.
申请公布号 JPS58107963(A) 申请公布日期 1983.06.27
申请号 JP19810208735 申请日期 1981.12.22
申请人 NIPPON SHINGO KK 发明人 SASAJIMA YOSHIO;FUJIMOTO HIDETOSHI;ISHIKAWA SHIYUUJI
分类号 G06F9/48;G06F9/46;G06F12/06 主分类号 G06F9/48
代理机构 代理人
主权项
地址