发明名称 SEMICONDUCTOR DEVICE
摘要 PURPOSE:To reduce an occupation area of a resistance element by employing a high impurity concentration buried layer as the resistance element and forming most part of the high impurity concentration buried layer within a projection region of a MOSFET. CONSTITUTION:A P type semiconductor region 5-1 is formed in an N type semiconductor region 4 by impurity diffusion, constituting a well region of a longitudinal power MOSFET 50. An N<+> type semiconductor region 7 constitut ing a source region. An N<+> type semiconductor region 6 formed on the surface fraction of an N<+> type semiconductor region 3 forms a drain contact region of a longitudinal power MOSFET 50. P<+> type semiconductor regions 9-1, 9-2 formed in the N type semiconductor region 4 constitute a drain region and a source region of a P MOS transistor 18 of a CMOS circuit, respectively. Drain resistance formed in a projection region of the longitudinal power MOSFET 50 is produced owing to the N<+> semiconductor region 3 and the N type semiconductor region 4, whereby an occupation area of electrostatic break down protective element in the semiconductor device can be reduced.
申请公布号 JPH01243589(A) 申请公布日期 1989.09.28
申请号 JP19880071054 申请日期 1988.03.25
申请人 HITACHI LTD 发明人 OBAYASHI MASAYUKI;NAGANO TAKAHIRO
分类号 H01L27/04;H01L21/76;H01L21/761;H01L21/762;H01L21/822;H01L21/8238;H01L27/02;H01L27/092;H01L29/78 主分类号 H01L27/04
代理机构 代理人
主权项
地址
您可能感兴趣的专利