发明名称 Memory Address Generating Method and Twiddle Factor Generator Using the Same
摘要 The present invention relates to a memory address generating method and a twiddle factor generator using the memory address generating method in a fast Fourier transform (FFT) system. In the memory address generating method for generating a memory address of a twiddle factor in a fast Fourier transform (FFT) system according to an embodiment of the present invention: a) a temporary address value of a second twiddle factor is induced and generated based on a first twiddle factor; b) a control signal for controlling the system is generated based on the generated temporary address value; and c) a memory address value of the second twiddle factor is generated from the temporary address value.
申请公布号 US2008307026(A1) 申请公布日期 2008.12.11
申请号 US20060096774 申请日期 2006.12.06
申请人 ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTIT 发明人 CHO HUI-RAE;JO GWEON-DO;KIM JIN-UP
分类号 G06F17/14 主分类号 G06F17/14
代理机构 代理人
主权项
地址