发明名称 DELAY CIRCUIT AND ELECTRONIC DEVICE
摘要 <p>The malfunction of an output voltage caused by external noise is prevented without an increase in the capacitance of a capacitor of a delay circuit. The delay circuit comprises a constant current source, connected to the capacitor via a first node, for charging or discharging the capacitor, a charge/discharge circuit for discharging or charging the capacitor when an input voltage changes to a first level and charging or discharging the capacitor when the input voltage changes to a second level, and a voltage detecting circuit for changing the level of the output voltage from the first level to the second level after a delay of a time from when the charge/discharge of the capacitor is started till when the voltage of the first node exceeds a predetermined detection voltage. In the delay circuit, the malfunction of the output voltage is prevented by providing a voltage holding circuit for holding the voltage of the first node at a level exceeding the detection voltage when the input voltage is at the second level and the output voltage changes to the second level.</p>
申请公布号 WO2008120473(A1) 申请公布日期 2008.10.09
申请号 WO2008JP00794 申请日期 2008.03.28
申请人 FUJITSU TEN LIMITED;MUROTA, KAZUAKI 发明人 MUROTA, KAZUAKI
分类号 H03K5/00;H03K3/027;H03K3/353;H03K5/13;H03K17/22 主分类号 H03K5/00
代理机构 代理人
主权项
地址