发明名称 DUAL-GATE SEMICONDUCTOR DEVICES WITH ENHANCE SCALABILITY
摘要 <p>A scalable semiconductor device is formed using control gates formed on opposite sides of a semiconductor layer. A first control gate is formed electrically isolated from a first surface of the semiconductor layer by a first dielectric layer, such that, when a first voltage is applied on the first control gate, a first depletion region is formed in the semiconductor layer opposite the first control gate. A second control gate and a third control gate are also formed, each isolated from the semiconductor region by a second dielectric layer formed on a second surface of the semiconductor layer opposite the first surface. The second and the third control gates are offset from the first control gate such that, when a second voltage is applied to the second and third control gates, depletion regions are formed opposite the second and third control gates, respectively, such that each of the depletion regions opposite the second and third control gates overlaps the first depletion region to serve as source and drain regions, when filled with mobile carriers, of a field-effect transistor to the first depletion region, which serves as a channel region of the field-effect transistor.</p>
申请公布号 WO2007140081(A2) 申请公布日期 2007.12.06
申请号 WO2007US68345 申请日期 2007.05.07
申请人 WALKER, ANDREW J. 发明人 WALKER, ANDREW J.
分类号 H01L29/76;H01L29/745 主分类号 H01L29/76
代理机构 代理人
主权项
地址