发明名称 |
Distributed independent cache memory |
摘要 |
A system for transferring data to and from one or more slow-access-time-mass-storage nodes which store data at respective first ranges of logical block addresses (LBAs), including a plurality of interim-fast-access-time nodes which are configured to operate independently of one another. Each interim-fast-access-time node is assigned a respective second range of the LBAs and is coupled to receive data from and provide data to the one or more slow-access-time-mass-storage nodes within the respective second range. The system further includes one or more interface nodes, which are adapted to receive input/output (IO) requests from host processors directed to specified LBAs and to direct all the IO requests to the interim-fast-access-time node to which the specified LBAs are assigned.
|
申请公布号 |
US7293156(B2) |
申请公布日期 |
2007.11.06 |
申请号 |
US20030620249 |
申请日期 |
2003.07.15 |
申请人 |
XIV LTD. |
发明人 |
ZOHAR OFIR;REVAH YARON;HELMAN HAIM;COHEN DROR |
分类号 |
G06F12/00;G06F3/06;G06F12/08 |
主分类号 |
G06F12/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|