发明名称 Apparatus, method, and medium for designing semiconductor integrated circuit
摘要 A clock tree configuration is modified so that a branch point of a clock tree is arranged closer to a leaf of the tree, thereby restraining an increase in a clock skew due to variation.
申请公布号 US2007016884(A1) 申请公布日期 2007.01.18
申请号 US20060481854 申请日期 2006.07.07
申请人 NEC ELECTRONICS CORPORATION 发明人 NISHIMARU YUTAKA
分类号 G06F17/50 主分类号 G06F17/50
代理机构 代理人
主权项
地址