| 发明名称 |
Integrated circuit and method of improving signal integrity |
| 摘要 |
An Integrated Circuits (ICs) comprising a first output stage circuit and a second output stage circuit that share common input terminals and an output terminal of the first and second output stage circuits being selectably coupled between the input terminals and the output terminal in preference to the other.
|
| 申请公布号 |
US2006238218(A1) |
申请公布日期 |
2006.10.26 |
| 申请号 |
US20060473699 |
申请日期 |
2006.06.23 |
| 申请人 |
AGILENT TECHNOLOGIES, INC. |
发明人 |
RITCHIE CHARLES G.;SEIFU FESSEHA T. |
| 分类号 |
H03K19/003;H03K19/00;H03K19/0175;H04L25/02 |
主分类号 |
H03K19/003 |
| 代理机构 |
|
代理人 |
|
| 主权项 |
|
| 地址 |
|
