摘要 |
A system and method for improving hardware-controlled pre-fetching within a data processing system. A collection of address translation entries are pre-fetched and placed in an address translation cache. This translation pre-fetch mechanism cooperates with the data and/or instruction hardware-controlled pre-fetch mechanism to avoid stalls at page boundaries, which improves the latter's effectiveness at hiding memory latency.
|