发明名称 Apparatus, system, and method for reducing integrated circuit peeling
摘要 An apparatus, system, and method are disclosed for reducing integrated circuit peeling. This invention reduces integrated circuit peeling by providing a wafer with a solventphilic layer and removing unwanted film using a solvent that is philic to the solventphilic layer. In one embodiment, a boundary is provided to reduce the rotation speed precision required to reach the desired etching distance. In certain embodiments, a wet edge etching process is used to remove unwanted film from the perimeter of the solventphilic layer. In certain embodiments, the solventphilic layer comprises a hydrophilic layer such as silicon nitride, and the solvent comprises a solution of water and hydrogen fluoride.
申请公布号 US2006170076(A1) 申请公布日期 2006.08.03
申请号 US20050049065 申请日期 2005.02.02
申请人 LSI LOGIC CORPORATION 发明人 SATO NOBUYOSHI
分类号 H01L23/58;C23F1/00;H01L21/461 主分类号 H01L23/58
代理机构 代理人
主权项
地址