发明名称 Method for fabricating quad flat non-leaded package
摘要 The present invention discloses a method for fabricating a quad flat non-leaded package. A lead frame is disposed on a lower mold equipped with a resilient film. The lead frame includes at least a package unit comprising a chip pedestal and a plurality of pins spatially disposed around the chip pedestal. An upper mold corresponding to the lower mold is provided over the lead frame for encapsulation. The upper mold is pressed to form a protrusion from a resilient film between the chip pedestal and the pins, and then the chip pedestal and the pins are encapsulated by a molding material. The resilient film is removed to form a QFN structure with the lead frame protruding from the molding material.
申请公布号 US2006084203(A1) 申请公布日期 2006.04.20
申请号 US20050248173 申请日期 2005.10.13
申请人 ADVANCED SEMICONDUCTOR ENGINEERING INC. 发明人 GAI YUNG-FENG
分类号 H01L21/48 主分类号 H01L21/48
代理机构 代理人
主权项
地址