发明名称 |
Schwebende Bitleitungen Prüfmodus mit digital steuerbaren Bitleitungen-Abgleichschaltungen |
摘要 |
The method involves generating a dummy timing cycle for disabling bitline equalizer by supplying a negative test pulse. The bitline equaliser is disabled to set up a floating bitline test mode. A row address strobe signal is enabled and read operation is started in a normal mode. Defective bitlines are detected during dummy timing cycles. |
申请公布号 |
DE69833093(D1) |
申请公布日期 |
2006.03.30 |
申请号 |
DE1998633093 |
申请日期 |
1998.09.04 |
申请人 |
INFINEON TECHNOLOGIES AG;INTERNATIONAL BUSINESS MACHINES CORP., ARMONK |
发明人 |
KIRIHATA, TOSHIAKI;WONG, HING;KRSNKI, BOZIDAR |
分类号 |
G01R31/28;G11C29/00;G11C11/401;G11C29/04;G11C29/50;G11C29/56 |
主分类号 |
G01R31/28 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|