发明名称 Method for reading electrically programmable and erasable memory cells with anticipated bit line precharge
摘要 <p>The method involves pre-charging two bit lines (BLi, j) to which memory cells (CELi, j, k) are connected, by sense amplifiers (SAi). Only one memory cell on one pre-charged bit line is read with the help of one amplifier. A column decoder is used for connecting each sense amplifier to the bit lines during pre-charging phase, and for connecting each amplifier to only one bit line, during reading phase. An independent claim is also included for a sequential access memory including memory cells.</p>
申请公布号 EP1630814(A1) 申请公布日期 2006.03.01
申请号 EP20050358010 申请日期 2005.08.23
申请人 STMICROELECTRONICS SA 发明人 LA ROSA, FRANCESCO;GIOVINAZZI, THIERRY
分类号 G11C7/12;G11C7/10;G11C16/26 主分类号 G11C7/12
代理机构 代理人
主权项
地址