发明名称 REGULATOR CIRCUIT
摘要 <P>PROBLEM TO BE SOLVED: To provide a regulator circuit which prevents overshoot occurring to an output voltage in relation to the capacitance of an output condenser. <P>SOLUTION: A time constant circuit composed of a resistance 51, a condenser 52 and a control transistor 53 is connected to a control electrode and a parasitic capacitance is momentarily charged by the control transistor 53 when power source is applied, since the overshoot occurs due to the parasitic capacitance in the control electrode (gate or base) of an output transistor 40, and then the control transistor 53 gradually gets to be off. This delays the startup of the output transistor 40 when the power source is applied, thereby restraining the overshoot. In the regulator circuit provided with the output transistor to whose output side the output condenser is connected, the overshoot occurs to the output voltage when the power source is applied in case that the capacitance of the output condenser becomes 1 &mu;F or less. <P>COPYRIGHT: (C)2004,JPO&NCIPI
申请公布号 JP2004252891(A) 申请公布日期 2004.09.09
申请号 JP20030044938 申请日期 2003.02.21
申请人 MITSUMI ELECTRIC CO LTD 发明人 MATSUDA HIROKI;NAGAI TOMIYUKI
分类号 H02J1/00;G05F1/56 主分类号 H02J1/00
代理机构 代理人
主权项
地址