发明名称 |
Semiconductor memory device including power generation circuit implementing stable operation |
摘要 |
An array power generation circuit supplying an array power supply voltage to a corresponding memory array block and a peripheral power generation circuit supplying a peripheral power supply voltage to a peripheral circuit are arranged around each memory array block. Respective power supply voltages are generated under the same reference voltage level, and transmitted in an array power supply line and a peripheral power supply line. An N channel MOS transistor is connected between the array power supply line of the array power generation circuit and the peripheral power supply line of the peripheral power generation circuit. The N channel MOS transistor is turned on when the gate thereof receives a boosted voltage from a booster circuit, and electrically couples the array power supply line and the peripheral power supply line.
|
申请公布号 |
US2004120192(A1) |
申请公布日期 |
2004.06.24 |
申请号 |
US20030455388 |
申请日期 |
2003.06.06 |
申请人 |
RENESAS TECHNOLOGY CORP. |
发明人 |
KITAGAWA MAKOTO;HAMAMOTO TAKESHI |
分类号 |
G01R31/28;G11C5/14;G11C11/401;G11C11/407;G11C29/06;(IPC1-7):G11C5/00 |
主分类号 |
G01R31/28 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|