发明名称 Partially populated ball grid design to accommodate landing pads close to the die
摘要 Methods and structures to reduce in semiconductor packages the length of critical electrical connections between bond pads on one or multiple semiconductor chips and wire landing pads on a substrate have been achieved. An electrical connection becomes critical if high current, high speed or radio frequency signals have to be transported. Moving the wire landing pads of critical connections on the substrate closer to the semiconductor chip utilizing unpopulated spaces of an array grid design reduces the length of said wires. This could be a ball grid array (BGA) or any other kind of grid array. Said methods and structures invented are applicable to single-chip modules and to multi-chip modules. The design of the grid array has to be modified to provide free spaces for the wire landing pads of critical electrical connections within the grid array close to the semiconductor chip as required by the design rules. The design change can be done without increasing the number of solder balls or solder pins, etc. and without increasing the area required on the motherboard.
申请公布号 US2004113252(A1) 申请公布日期 2004.06.17
申请号 US20030336995 申请日期 2003.01.06
申请人 DIALOG SEMICONDUCTOR GMBH. 发明人 VONSTAUDT HANS MARTIN
分类号 H01L23/498;(IPC1-7):H01L23/06;H01L23/48;H01L23/52;H01L29/40 主分类号 H01L23/498
代理机构 代理人
主权项
地址