发明名称 |
Method and apparatus for fault injection using boundary scan for pins enabled as outputs |
摘要 |
Structure and associated methods of operation for an enhanced boundary scan register structure in an integrated circuit that permits flexible application of stuck-at faults or normal operation on each I/O pad of the IC. Each pad may be individually controlled to force a desired stuck-at fault or may be permitted to operate normally. The additional structure integrates with existing boundary scan register structures to minimize the need for additional logic and latches as compared to prior techniques and to minimize additional globally routed signals. Additional commands decoded by TAP command processing provides desired specialized control for the enhanced boundary scan register.
|
申请公布号 |
US6671860(B2) |
申请公布日期 |
2003.12.30 |
申请号 |
US20020123615 |
申请日期 |
2002.04.16 |
申请人 |
LSI LOGIC CORPORATION |
发明人 |
LANGFORD, LL THOMAS L. |
分类号 |
G01R31/3185;(IPC1-7):G06F17/50 |
主分类号 |
G01R31/3185 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|