| 摘要 |
<p>A circuit for processing data, comprising a chip (1) consisting of at least two registers (2), configured in such a way as to chronologically optimize the search of a data bank, whereby the rules for searching a data bank comprised of data are filed in the registers (2) and the rules can be processed in a substantially simultaneous manner.</p> |
